



High Speed CMOS Logic – 54HC04

Hex Inverter Gate Logic IC in bare die form

Rev 1.0
22/04/19

Description

The 54HC04 hex inverter gate is fabricated on a 2.5 μ m CMOS process combining high speed LSTTL performance with CMOS low power. The device contains six independent inverters with standard push-pull outputs which perform the Boolean function $Y = \bar{A}$ in positive logic. Internal circuitry comprises of three stages and includes buffered output for high noise immunity and stability. Inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

Ordering Information

The following part suffixes apply:

- No suffix - MIL-STD-883 /2010B Visual Inspection
- “H” - MIL-STD-883 /2010B Visual Inspection + MIL-PRF-38534 Class H LAT
- “K” - MIL-STD-883 /2010A Visual Inspection (Space) + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com/quality/bare-die-lot-qualification


Supply Formats:

- Default – Die in Waffle Pack (400 per tray capacity)
- * Sawn Wafer on Tape – On request
- Unsawn Wafer – On request
- Die Thickness <> 350 μ m(14 Mils) – On request
- Assembled into Ceramic Package – On request

Features:

- Output Drive Capability: 10 LSTTL Loads
- Low Input Current: 1 μ A
- Outputs directly interface CMOS, NMOS and TTL
- Operating Voltage Range: 2V to 6V
- Function compatible with 54LS04
- High Noise Immunity CMOS process
- Full Military Temperature Range.

Die Dimensions in μ m (mils)



Mechanical Specification

| | | |
|------------------------|--|-----------------|
| Die Size (Unsawn) | 1300 x 1350 51 x 53 | μ m mils |
| Minimum Bond Pad Size | 106 x 106 4.17 x 4.17 | μ m mils |
| Die Thickness | 350 (± 20) 13.78 (± 0.79) | μ m mils |
| Top Metal Composition | Al 1%Si 1.1 μ m | |
| Back Metal Composition | N/A – Bare Si | |






High Speed CMOS Logic – 54HC04

Rev 1.0
22/04/19


Pad Layout and Functions



| PAD | FUNCTION | COORDINATES (mm) | |
|-----|-----------------|------------------|--------|
| | | X | Y |
| 1 | 1A | 0.112 | 0.555 |
| 2 | 1Y | 0.112 | 0.2705 |
| 3 | 2A | 0.3815 | 0.12 |
| 4 | 2Y | 0.5535 | 0.12 |
| 5 | 3A | 0.7365 | 0.12 |
| 6 | 3Y | 1.047 | 0.12 |
| 7 | GND | 1.047 | 0.4445 |
| 8 | 4Y | 1.047 | 0.798 |
| 9 | 4A | 1.047 | 0.967 |
| 10 | 5Y | 0.802 | 1.085 |
| 11 | 5A | 0.5295 | 1.085 |
| 12 | 6Y | 0.338 | 1.085 |
| 13 | 6A | 0.112 | 0.967 |
| 14 | V _{CC} | 0.112 | 0.7835 |

CONNECT CHIP BACK TO V_{CC} OR FLOAT

Logic Diagram



Truth Table

| INPUTS | OUTPUT |
|--------|--------|
| A | Y |
| H | L |
| L | H |

H = High level (steady state)
L = Low level (steady state)



High Speed CMOS Logic – 54HC04

Rev 1.0

22/04/19

Absolute Maximum Ratings¹

| PARAMETER | SYMBOL | VALUE | UNIT |
|---|------------------|------------------------------|------|
| DC Supply Voltage (Referenced to GND) | V _{CC} | -0.5 to +7.0 | V |
| DC Input Voltage (Referenced to GND) | V _{IN} | -0.5 to V _{CC} +0.5 | V |
| DC Output Voltage (Referenced to GND) | V _{OUT} | -0.5 to V _{CC} +0.5 | V |
| DC Input Current | I _{IN} | ±20 | mA |
| DC Output Current, per pad | I _{OUT} | ±25 | mA |
| DC Supply Current, V _{CC} or GND | I _{CC} | ±50 | mA |
| Power Dissipation in Still Air ² | P _D | 750 | mW |
| Storage Temperature Range | T _{STG} | -65 to 150 | °C |

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages referenced to GND)

| PARAMETER | SYMBOL | MIN | MAX | UNITS |
|-----------------------------|------------------------------------|--|-----------------|-----------------------|
| Supply Voltage | V _{CC} | *2 | 6 | V |
| DC Input or Output Voltage | V _{IN} , V _{OUT} | *0 | V _{CC} | V |
| Operating Temperature Range | T _J | -55 | +125 | °C |
| Input Rise or Fall Times | t _r , t _f | V _{CC} = 2V V _{CC} = 4.5V V _{CC} = 6.0V | 0 0 0 | 1000 500 400 ns |

3. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND ≤ (V_{IN} or V_{OUT}) ≤ V_{CC}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC Electrical Characteristics (Voltages Referenced to GND)

| PARAMETER | SYMBOL | V _{CC} | CONDITIONS | LIMITS | | | UNITS |
|----------------------------------|-----------------|-----------------|---|--------|------|-------------------------|-------|
| | | | | 25°C | 85°C | FULL RANGE ⁴ | |
| Minimum High-Level Input Voltage | V _{IH} | 2.0V | V _{OUT} = 0.1V or V _{CC} -0.1V I _{OUT} ≤ 20µA | 1.5 | 1.5 | 1.5 | V |
| | | 3.0V | | 2.1 | 2.1 | 2.1 | |
| | | 4.5V | | 3.15 | 3.15 | 3.15 | |
| | | 6.0V | | 4.2 | 4.2 | 4.2 | |
| Maximum Low-Level Input Voltage | V _{IL} | 2.0V | V _{OUT} = 0.1V or V _{CC} -0.1V I _{OUT} ≤ 20µA | 0.5 | 0.5 | 0.5 | V |
| | | 3.0V | | 0.9 | 0.9 | 0.9 | |
| | | 4.5V | | 1.35 | 1.35 | 1.35 | |
| | | 6.0V | | 1.8 | 1.8 | 1.8 | |

4. -55°C ≤ T_J ≤ +125°C





High Speed CMOS Logic – 54HC04

Rev 1.0

22/04/19

DC Electrical Characteristics Continued (Voltages Referenced to GND)

| PARAMETER | SYMBOL | V _{CC} | CONDITIONS | LIMITS | | | UNITS |
|--|-----------------|-----------------|---|--------|------|-------------------------|-------|
| | | | | 25°C | 85°C | FULL RANGE ⁴ | |
| Minimum High-Level Output Voltage | V _{OH} | 2.0V | V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 20µA | 1.9 | 1.9 | 1.9 | V |
| | | 4.5V | | 4.4 | 4.4 | 4.4 | |
| | | 6.0V | | 5.9 | 5.9 | 5.9 | |
| | | 3.0V | V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 2.4mA | 2.48 | 2.34 | 2.20 | V |
| | | 4.5V | | 3.98 | 3.84 | 3.70 | |
| | | 6.0V | V _{IN} = V _{IH} or V _{IL} I _{OUT} ≤ 5.2mA | 5.48 | 5.34 | 5.20 | |
| Maximum Low-Level Output Voltage | V _{OL} | 2.0V | V _{IN} = V _{IL} or V _{IL} I _{OUT} ≤ 20µA | 0.1 | 0.1 | 0.1 | V |
| | | 4.5V | | 0.1 | 0.1 | 0.1 | |
| | | 6.0V | | 0.1 | 0.1 | 0.1 | |
| | | 3.0V | V _{IN} = V _{IL} or V _{IL} I _{OUT} ≤ 2.4mA | 0.26 | 0.33 | 0.40 | V |
| | | 4.5V | | 0.26 | 0.33 | 0.40 | |
| | | 6.0V | V _{IN} = V _{IL} or V _{IL} I _{OUT} ≤ 5.2mA | 0.26 | 0.33 | 0.40 | |
| Maximum Input Leakage Current | I _{IN} | 6.0V | V _{IN} = V _{CC} or GND | ±0.1 | ±1.0 | ±1.0 | µA |
| Maximum Quiescent Supply Leakage Current | I _{CC} | 6.0V | V _{IN} = V _{CC} or GND I _{OUT} = 0µA | 1 | 10 | 40 | µA |

AC Electrical Characteristics⁵

| PARAMETER | SYMBOL | V _{CC} | CONDITIONS | LIMITS | | | UNITS |
|--|-------------------------------------|-----------------|---|--------|------|-------------------------|-------|
| | | | | 25°C | 85°C | FULL RANGE ⁴ | |
| Maximum Propagation Delay, Input A or B to Output Y (Figure 1,2) | t _{PLH} , t _{PHL} | 2.0V | C _L = 50pF, t _r = t _f = 6ns | 75 | 95 | 110 | ns |
| | | 3.0V | | 30 | 40 | 55 | |
| | | 4.5V | | 15 | 19 | 22 | |
| | | 6.0V | | 13 | 16 | 19 | |
| Maximum Output Rise and Fall Time, Any Output (Figure 1,2) | t _{TLH} , t _{THL} | 2.0V | C _L = 50pF, t _r = t _f = 6ns | 75 | 95 | 110 | ns |
| | | 3.0V | | 27 | 32 | 36 | |
| | | 4.5V | | 15 | 19 | 22 | |
| | | 6.0V | | 13 | 16 | 19 | |

5. Not production tested in die form, characterized by chip design and tested in package.





High Speed CMOS Logic – 54HC04

Rev 1.0

22/04/19

AC Electrical Characteristics Continued⁵

| PARAMETER | SYMBOL | V _{CC} | CONDITIONS | LIMITS | | | UNITS |
|---|-----------------|-----------------|--|---------|------|-------------------------|-------|
| | | | | 25°C | 85°C | FULL RANGE ⁴ | |
| Maximum Input Capacitance | C _{IN} | - | - | 10 | 10 | 10 | pF |
| Power Dissipation Capacitance Per Gate ⁶ | C _{PD} | - | T _A = 25°C, V _{CC} = 5.0V | TYPICAL | | 20 | pF |

6. Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

Switching Waveform





Figure 1 – Propagation Delay & Output Transition Time

Test Circuit



* Includes all probe and jig capacitance

Figure 2

~~** PART OBSOLETE~~ DISCONTINUED
DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.